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Compound bales out silicon
IMEC’s ARMM meeting this year, where it
reports the year’s developments, was
reported to be focusing exclusively on 
silicon solutions, for what  appears to be an
increasingly beleagured material. The ‘Can’t
Meet Our Standards’ brigade may be
cheered to learn that IMEC’s work in 
compound progresses apace, witness the
papers on alternative materials used rang-
ing from diamonds given at the Toulouse
conference, to a not insignificant offering at
the  IEDM conference in Washington.
IMEC and Infineon have now realised a
new profiling technique, which will
enable companies to fully exploit their
nitride technologies.
The breakthrough will allow nitride tech-
nology to compete with (conventional)
Flash in its full application area of both
stand-alone code and data storage Flash,
as well as in the embedded arena (auto-
motive use).
Exploiting nitrides
Recently, nitride memory has gained a lot
of interest because of its process simplic-
ity and the highly localised charge trap-
ping mechanism in nanoscale material
defects.
The latter could turn out to be more scal-
able than the conventional floating gate
approach widely used in Flash memories
today. But this dual bit storage requires
hot holes for erasing the resulting accu-
mulation of residual charges with
increasing number of write/erase cycles.
This leads to new reliability issues - mem-
ory window walk-out (unstable threshold
voltage) and degradation of the retention
after cycling (RAC) - which delays the
further dissemination of nitride technolo-
gy into the wide variety of Flash applica-
tion areas.
As a consequence, the local charge stor-
age concept is only competitive within a
small segment of the Flash market today.
The new profiling technique allows -
for the first time - the accurate and
independent extraction of both elec-
tron and hole distributions. Based on
this technique, write and erase opera-
tions have been optimised and a new
operating mode found for 100% match-
ing of carrier profiles.
In case of complete matching after one
write/erase cycle (ie the injected holes
exactly compensate for the first injected
electrons), the window walk-out effect
disappears completely, resulting in a sta-
ble threshold voltage.Also retention after
cycling remains identical to the retention
of a fresh device.
These results open perspectives for both
high cycle use (1,000,000 cycles demon-
strated without verify) as well as high
retention applications (as stand-alone
code storage and auto micro-controllers).
Additional benefits of the technique are
the smaller periphery (because verify
may be skipped and erase voltage is
lower) and sharper distributions, which
allow further channel length scaling.
Compound Si sandwich 
Researchers at IMEC are proposing multi-
layer substrates comprised of GaAS
grown on Ge and over silicon, with new
gate dielectrics and metal gates, and it
could be the way to bail out CMOS in a
sub 45nm device era.
The approach, expounded by IMEC
Fellow Marc Heyns, would use a Si-sub-
strate as a low-cost carrier, but also be
available for use by lower performance 
transistors.
The IT Roadmap for Semiconductors is
shown as scaling down to a 22nm node,
despite the fact that there are no known
gate dielectric answers below the 65nm
node according to Heyns.
Lift up your heads, ye
mighty gates
Hafnium-based high-k dielectric prob-
lems in metal-gate development are 
leading IMEC researchers to cast around
for alternative substrates and semicon-
ductor materials required for the devices
that would be introduced in the decade
beyond 2010.
Already researchers have started work
on scandium oxides, reportedly of a vari-
ety of lanthanoid elements; namely
gadolinium, dysprosium and lanthanum
scandate. Heyns has worked good results
for high-k material which are directly
deposited on Ge, in a trial of FET struc-
tures. GaAs being used for n-type FET
and the Ge for p-type FETs.
And IMEC has not overlooked the dia-
mon issue. It aired some work in a paper
on the “Comparison of the growth and
properties of n-type ultra nano-
crystalline diamond and p-type nano-
crystalline diamond” where IMEC vzw
affiliated authors were J D’ Haen, K
Haenen, M Nesládek and L De Schepper,
and et al, O A Williams, D M Gruen and L
De Schepper, respectively from Limburgs
University Centre, Belgium; CEA/Saclay,
LIST, France; and the Argonne National
Laboratory, USA.
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